View ZSPM4022-12_7592537.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

data sheet rev. 1.00 / september 2013 zspm4022 - 12 12v/ 12 a synchronous dc/dc buck regulator analog ics power ful and determined
for more information, contact zmdi via analog@zmdi.com . zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator ? 2013 zentrum mikroelektronik dresden ag rev . 1.00 september 17, 2013. all rights reserved. the material c o ntained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the co pyright owner. the information furnished in this publication is sub ject to changes without notice. brief description the zspm4022 - 12 is a constant - frequency, syn - chronous dc/dc buck regulator featuring adaptive on - time control architecture. the zspm4022 - 12 operates over a 4.5v to 19v supply range (12v typi - cal). it has an internal linear regulator that provides a regulated 5 v to power the internal control circuitry. the zspm4022 - 12 operates at a constant 600khz (typical) switching frequency in continuous - conduction mode and can be used to provide up to 12 a of output current. the output voltage is adjust - able from 5.5v down to 0.8v. under medium to heavy loads, the zspm4022 - 12 provides high efficiency and ultra - fast transient res - ponse via its rapid - control architecture. under light load conditions, it maintains high efficiency and a superior transient response by transitioning to variable - frequency, discontinuous mode operation with its ultra - light - load architecture . the zspm4022 - 12 offers a full suite of protection features to ensure protection of the ic during fault conditions. these include under - voltage lockout to ensure p roper operation under power - sag con - ditions ; thermal shutdown ; internal soft - start to reduce inrush current ; foldback current limit ing; and hiccup mode short - circuit protection. the zspm4022 - 12 includes a power good (pg) output to allow simple sequencing . zspm4022 - 12 typical application benefits ? ultra - light l oad efficiency C up to 80% at 10ma ? up to 95% efficiency ? f eedback reference accuracy as high as 1% features ? rapid - control architecture enables operation with a high input/output voltage ratio ( e.g., v in = 19v and v out = 0.8v) and small output capacitance ? adjustable output voltage from 0.8v to 5.5v ? universally compatible with most output capacitors stable with zero to high esr ? power good (pg) output ? foldback current limit ing and hiccup mode short - circuit protection ? safe start - up into pre - biased loads available support ? evaluation kit ? support d ocumentation physical characteristics ? input voltage range: 4.5v to 19v ? output current: up to 12a ? switching frequency: 600khz ? junction temperature: C 40 ? c to +125 ? c ? 28 - pin 5mm ? 6mm qfn package 50 55 60 65 70 75 80 85 90 95 100 0 3 6 9 12 15 efficiency (%) output current (a) efficiency (vin = 12v) vs. output current 5.0v 3.3v 2.5v 1.8v 1.5v 1.2v 1.0v 0.9v 0.8v vin = 12v
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 september 17, 2013. all rights reserved. the material c o ntained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. typical applications ? servers, work stations ? routers, switches, and telecom equipment ? base stations zspm4022 - 12 functional diagram ordering information product sales code description package zspm4022aa1w 12 zspm4022 - 12 qfn28 5mmx6mm temperature range: C 40 ? c to +125 ? c 7 reel with 1000 ics zspm4022 - 12 - kit evaluation kit for zspm4022 - 12 , including zspm4022 - 12 evaluation board. kit sales and further information www.zmdi.com analog@zmdi.com zentrum mikroelektronik dresden ag global headquarters grenzstrasse 28 01109 dresden, germany central office: phone +49.351.8822.0 fax +49.351.8822.600 zmd america, inc. 1525 mccarthy blvd., #212 milpitas, ca 95035 - 7453 usa usa phone +855.275.9634 zentrum mikroelektronik dresden ag, japan office 2nd floor, shinbashi tokyu bldg. 4 - 21 - 3, shinbashi, minato - ku tokyo, 105 - 0004 japan zmd far east, ltd. 3f, no. 51, sec. 2, keelung road 11052 taipei taiwan zentrum mikroelektronik dresden ag, korea office u - space 1 building 11th floor, unit ja - 1102 670 sampyeong - dong bundang - gu, seongnam - si gyeonggi - do, 463 - 400 korea phone +82.31.950.7679 fax +82.504.841.3026 phone +408.883.6310 fax +408.883.6358 phone +81.3.6895.7410 fax +81.3.6895.7301 phone +886.2.2377.8189 fax +886.2.2377.8199 european technical support phone +49.351.8822.7.772 fax +49.351.8822.87.772 disclaimer : this information applies to a product under development. its characteristics and specifications are subject to change without notice. zentrum mikroelek tronik dresden ag (zmd ag) assumes no obligation regarding future manufacture unless otherwise agreed to in writing. the information furnished hereby is believed to be true and accurate. however, under no circumstances shall zmd ag be liable to any customer, licensee, or any other third party for any special, indirect, incidental, or consequential damages of any kind or nature what soever arising out of or in any way r elated to the furnishing, performance, or use of this technical data. zmd ag hereby expressly disclaims any liability of zmd ag to any customer, licensee or any other third party, and any such customer, licensee and any other third party hereby waives any liability of zmd ag for any damages in connection with or arising out of the furnishing, performance or use of this technical data, whether based on contract, warranty, tort (including negligence), strict liability, or otherwise. european sales (stuttgart ) phone +49.711.674517.55 fax +49.711.674517.87955
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 4 of 37 contents list of figures ................................ ................................ ................................ ................................ .......................... 5 list of tables ................................ ................................ ................................ ................................ ........................... 5 1 ic characteristics ................................ ................................ ................................ ................................ ............. 6 1.1. absolute maximum ratings ................................ ................................ ................................ ....................... 6 1.2. operating conditions ................................ ................................ ................................ ................................ . 6 1.3. electrical parameters ................................ ................................ ................................ ................................ 7 1. 4. typical characteristics ................................ ................................ ................................ .............................. 9 1.5. functional characteristics ................................ ................................ ................................ ....................... 13 2 functional description ................................ ................................ ................................ ................................ .... 16 2.1. overview ................................ ................................ ................................ ................................ .................. 16 2.2. pin confi guration and description ................................ ................................ ................................ ........... 17 2.3. theory of operation ................................ ................................ ................................ ................................ . 19 2.3.1. continuous mode ................................ ................................ ................................ .............................. 19 2.3.2. discontinuous mode ................................ ................................ ................................ ......................... 22 2.3.3. vdd regulator ................................ ................................ ................................ ................................ .. 23 2.3.4. soft C start ................................ ................................ ................................ ................................ .......... 23 2.3.5. current limit ................................ ................................ ................................ ................................ ...... 23 2.3.6. p ower good (pg) ................................ ................................ ................................ .............................. 23 2.3.7. internal mosfet gate driver ................................ ................................ ................................ ........... 24 3 application information ................................ ................................ ................................ ................................ ... 25 3. 1. external component selection ................................ ................................ ................................ ................ 25 3.1.1. inductor selection ................................ ................................ ................................ ............................. 25 3.1.2. output capacitor selection ................................ ................................ ................................ ............... 26 3.1.3. input capacitor selection ................................ ................................ ................................ .................. 27 3.1.4. ripple injection ................................ ................................ ................................ ................................ .. 28 3.1.5. setting the output voltage ................................ ................................ ................................ ................ 30 3.2. thermal measurements ................................ ................................ ................................ ........................... 32 4 mechanical specifications ................................ ................................ ................................ .............................. 33 4.1. package dimensions ................................ ................................ ................................ ............................... 33 4.2. recommended land pattern ................................ ................................ ................................ ................... 34 5 pcb layout guidelines ................................ ................................ ................................ ................................ .. 34 5.1. zspm4022 - 12 ................................ ................................ ................................ ................................ .......... 34 5.2. input capacitor ................................ ................................ ................................ ................................ ........ 35 5.3. inductor ................................ ................................ ................................ ................................ .................... 35 5.4. output ca pacitor ................................ ................................ ................................ ................................ ..... 35 5.5. optional rc snubber ................................ ................................ ................................ .............................. 35 6 ordering information ................................ ................................ ................................ ................................ ...... 36 7 rela ted documents ................................ ................................ ................................ ................................ ........ 36 8 glossary ................................ ................................ ................................ ................................ ......................... 36 9 document revision history ................................ ................................ ................................ ............................ 37
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 5 of 37 list of figures figure 2.1 functional diagram ................................ ................................ ................................ ........................... 16 figure 2.2 typical application circuit ................................ ................................ ................................ ................. 17 figure 2.3 pin configuration 28 - pin 5mm ? 6mm qfn (jl) top view ................................ ........................... 17 figure 2.4 zspm4022 - 12 control loop timing C continuous mode ................................ ................................ . 21 figure 2.5 zspm4022 - 12 load transient response ................................ ................................ ....................... 21 figure 2.6 zspm4022 - 12 control loop timing C discontinuous mode ................................ ............................ 22 figure 2.7 zspm4022 - 12 current C limit foldback characteristic ................................ ................................ ..... 23 figure 3.1 feedback circuit if sufficient ripple is present at fb for stable operation ................................ ..... 29 figure 3.2 ripple injection circuit for supplement ing inadequate ripple at fb to prevent unstable operation ................................ ................................ ................................ ................................ .......... 29 figure 3.3 ripple injection circuit for preventing unstable operatio n if no ripple is present at fb ................ 29 figure 3.4 voltage divider configuration ................................ ................................ ................................ ........... 30 figure 3.5 internal ripple injection ................................ ................................ ................................ .................... 31 figure 4.1 package drawing 28 - pin 5mm ? 6mm qfn (jl) package ................................ ........................... 33 list of tables table 2.1 pin descriptions ................................ ................................ ................................ ................................ 18
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 6 of 37 1 ic c haracteristics the absolute maximum ratings are stress ratings only. the device might not function or be operable above the operating conditions given in section 1.2 . stresses exceeding the absolute maximum ratings might also damage the device . in addition, extended exposure to stresses above the recommended operating conditions might affect device reliab ility. zmdi does not recommend designing to the absolute maximum ratings. 1.1. absolute maximum ratings parameter s ymbol conditions min max units voltage pvin pin to pgnd pin v pvin (max) ? 0.3 + 29 v voltage vin pin to pgnd pin v in(max) ? 0.3 v pv in v voltage pvdd or vdd pin to pgnd pin v pvdd(max) v vdd(max) ? 0.3 +6v v v oltage sw or cs pin to pgnd pin v sw(max) v cs(max) ? 0.3 ( v pvin +0.3v) v voltage bst pin to sw pin ? 0.3 6 v voltage bst pin to pgnd pin v bst(max) ? 0.3 35 v voltage en pin to pgnd pin v en(max) ? 0.3 (v in + 0.3v) v voltage fb or pg pin to pgnd pin v fb(max) v pg(max) ? 0.3 (v dd + 0.3v) v voltage pgnd pin to sgnd pin ? 0.3 +0.3 v junction temperature t j +150 c storage temperature t s ? 65 +150 c lead temperature (soldering, 10s) 260 c esd rating 1) human body model, 1.5k? in series with 100pf 1000 v 1) devices are esd sensitive. handling precautions are recommended. 1.2. operating conditions parameter symbol conditions min typ max units supply voltage (pvin, vin pins) v pv in , v in 4.5 19 v bias voltage (pvdd, vdd pins) v pv dd , v dd 4.5 5.5 v enable input v en 0 v in v junction temperature 1) t j ? 40 +125 ? c qfn28 package thermal resistance 1) ? ja junction to ambient 28 ? c/w ? jc junction to case 2.5 ? c/w 1) maximum power dissipation pd (max) = (t j(max) C t a )/ ? ja , where ? ja depends upon t he printed circuit layout and t a is the ambient temperature . see section 3.2 .
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 7 of 37 1.3. electrical parameters unless noted otherwise, test conditions for typical values are v pvin = v in = v en = 12 v; v bst C v sw = 5v; t a = 25c. yellow shaded values indicate that ? 40c t j +125c is a condition requirement . parameter symbol conditions min typ max units power supply input input voltage range v in , v vp in 4.5 19 v quiescent supply current i vdd v fb = 1.5v (non - switching) 450 750 a shutdown supply current i vdd v en = 0v 5 10 a v dd supply voltage vdd output voltage v dd v in = 7v to 19v, i dd = 40ma 4. 8 5 5. 4 v vdd uvlo threshold v dd r ising 3. 7 4.2 4.5 v vdd uvlo hysteresis 400 mv dropout voltage (vin C dd = 25ma 380 600 mv dc/dc controller output - voltage adjust ment range (v out ) 0.8 5.5 v reference feedback (fb) reference voltage 0 c j 0.792 0.8 0.808 v ? j 0.788 0.8 0.812 load regulation i out = 3 a to 12 a (continuous mode) 0.25 % line regulation v in = 4.5 to 19 v 0.25 % fb bias current v fb = 0.8v 50 500 n a enable control en logic level high 1. 8 v en logic level low 0. 6 v en bias current v en = 12 v 6 30 a oscillator switching frequency f sw 450 600 750 khz maximum duty cycle 1) d max v fb = 0v 82 % minimum duty cycle d min v fb = 1.0 v 0 % minimum off - time 300 ns soft - start soft - start time 3 ms
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 8 of 37 parameter symbol conditions min typ max units short - circuit protection current C limit threshold v fb = 0.8v, t j = 25 c 18.75 21 38.5 a v fb = 0.8v, t j = 125 c 17.36 21 38.5 a short C circuit current limit v fb = 0v 12 a i nternal fets top mosfet r ds (on) i sw = 3a 13 m ? bottom mosfet r ds (on) i sw = 3a 5.3 m ? sw leakage current v en = 0v 60 a v in leakage current v en = 0v 25 a power good pg threshold voltage sweep v fb from low to high 85 92 95 %v out pg hysteresis sweep v fb from high to low 5.5 %v out pg delay time sweep v fb from low to high 100 s pg low voltage sweep v fb ? 0.9 ? v nom , i pg = 1ma 70 200 mv thermal protection ove r - temperature shutdown t j r ising 160 c over - temperature shutdown hysteresis 15 c notes: 1) the maximum duty C cycle is limited by the fixed mandatory off - time (t off ) of 300ns (typical) .
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 9 of 37 1.4. typical characteristics note : for graphs marked with an asterisk (*) , the die temperature measurement was taken at the hottest point on the zspm4022 - 12 case mounted on a 5 in 2 ? 0.62 in, four - layer fr - 4 pcb with 2oz finish copper weight per layer; see section 3.2 . actual results will depend upon the size of the pcb, ambient temperature , and pr oximity to other heat emitting components. 0.0 0.2 0.4 0.6 0.8 1.0 4 7 10 13 16 19 supply current (ma) input voltage (v) vin operating supply current vs. input voltage v out = 1.8v i out = 0a switching 0 2 4 6 8 10 4 7 10 13 16 19 vdd voltage (v) input voltage (v) vdd output voltage vs. input voltage v fb = 0.9v i dd = 10ma 0.792 0.796 0.800 0.804 0.808 4 7 10 13 16 19 feedback voltage (v) input voltage (v) feedback voltage vs. input voltage v out = 1.8v i out = 3a -1.0% -0.5% 0.0% 0.5% 1.0% 4 7 10 13 16 19 total regulation (%) input voltage (v) total regulation vs. input voltage v out = 1.8v i out = 3a to 12a 0 5 10 15 20 25 30 4 7 10 13 16 19 current limit (a) input voltage (v) output current limit vs. input voltage v out = 1.8v
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 10 of 37 typical characteristics (continued) 500 550 600 650 700 4 7 10 13 16 19 frequency (khz) input voltage (v) switching frequency vs. input voltage v out = 1.8v i out = 3a 0 4 8 12 16 4 7 10 13 16 19 en input current (a) input voltage (v) enable input current vs. input voltage v en = vin 80% 85% 90% 95% 100% 4 7 10 13 16 19 v pg threshold/v ref (%) input voltage (v) pg/v ref ratio vs. input voltage v fb = 0.8v 0.0 0.5 1.0 1.5 2.0 -50 -25 0 25 50 75 100 125 supply current (ma) temperature ( c) vin operating supply current vs. temperature vin = 12v v out = 1.8v i out = 0a switching 0 2 4 6 8 10 12 14 -50 -25 0 25 50 75 100 125 supply current ( m a) temperature ( c) vin shutdown current vs. temperature vin = 12v i out = 0a v en = 0v 0 1 2 3 4 5 -50 -25 0 25 50 75 100 125 vdd threshold (v) temperature ( c) vdd uvlo threshold vs. temperature rising falling hyst 0.792 0.796 0.800 0.804 0.808 -50 -25 0 25 50 75 100 125 feeback voltage (v) temperature ( c) feedback voltage vs. temperature vin = 12v v out = 1.8v i out = 3a -1.0% -0.5% 0.0% 0.5% 1.0% -50 -25 0 25 50 75 100 125 load regulation (%) temperature ( c) load regulation vs. temperature vin = 12v v out = 1.8v i out =3a to 12a -0.2% -0.1% 0.0% 0.1% 0.2% 0.3% 0.4% -50 -25 0 25 50 75 100 125 line regulation (%) temperature ( c) line regulation vs. temperature vin = 4.5v to 19v v out = 1.8v i out = 3a
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 11 of 37 typical characteristics (continued) 500 550 600 650 700 -50 -25 0 25 50 75 100 125 frequency (khz) temperature ( c) switching frequency vs. temperature vin = 12v v out = 1.8v i out = 3a 2 3 4 5 6 -50 -25 0 25 50 75 100 125 vdd (v) temperature ( c) vdd vs. temperature vin = 12v v out = 1.8v i out = 0a 0 5 10 15 20 25 30 -50 -25 0 25 50 75 100 125 current limit (a) temperature ( c) output current limit vs. temperature vin = 12v v out = 1.8v 0.792 0.796 0.800 0.804 0.808 0 2 4 6 8 10 12 feedback voltage (v) output current (a) feedback voltage vs. output current vin = 12v v out = 1.8v 1.782 1.787 1.791 1.796 1.800 1.805 1.810 1.814 1.819 0 2 4 6 8 10 12 output voltage (v) output current (a) output voltage vs. output current vin = 12v v out = 1.8v -1.0% -0.5% 0.0% 0.5% 1.0% 0 2 4 6 8 10 12 line regulation (%) output current (a) line regulation vs. output current vin = 4.5v to 19v v out = 1.8v 500 550 600 650 700 3 4.5 6 7.5 9 10.5 12 frequency (khz) output current (a) switching frequency vs. output current vin = 12v v out = 1.8v 3.0 3.4 3.8 4.2 4.6 5.0 0 3 6 9 12 15 output voltage (v) output current (a) output voltage (vin = 5v) vs. output current t a 25oc 85oc 125o vin = 5v v fb < 0.8v 50 55 60 65 70 75 80 85 90 95 100 0 3 6 9 12 15 efficiency (%) output current (a) efficiency (vin = 5v) vs. output current 3.3v 2.5v 1.8v 1.5v 1.2v 1.0v 0.9v 0.8v vin = 5v
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 12 of 37 typical characteristics (continued) 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 0 3 6 9 12 power dissipation (w) output current (a) ic power dissipation (vin = 5v) vs. output current vin = 5v v out = 3.3v v out = 0.8v 0 20 40 60 80 100 0 2 4 6 8 10 12 die temperature ( c) output current (a) die temperature* (vin = 5v) vs. output current vin = 5v v out = 1.8v 50 55 60 65 70 75 80 85 90 95 100 0 3 6 9 12 15 efficiency (%) output current (a) efficiency (vin = 12v) vs. output current 5.0v 3.3v 2.5v 1.8v 1.5v 1.2v 1.0v 0.9v 0.8v vin = 12v 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 0 3 6 9 12 power dissipation (w) output current (a) ic power dissipation (vin = 12v) vs. output current vin = 12v v out = 5v v out = 0.8v 0 20 40 60 80 100 0 2 4 6 8 10 12 die temperature ( c) output current (a) die temperature* (vin = 12v) vs. output current vin = 12v v out = 1.8v
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 13 of 37 1.5. functional characteristics
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 14 of 37 functional characteristics (continued)
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 15 of 37 functional characteristics (continued)
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 16 of 37 2 functional description 2.1. overview the zspm4022 - 12 is an adaptive on - time synchronous step - down dc/dc regulator with an internal 5v linear reg - ulator and a power good (pg) output. it is designed to operate over a wide input voltage range from 4.5v to 19v and provides a regu lated output voltage at up to 12 a of output current. the output voltage is determined by a resistor divider network as explained in section 3.1.5 . an adaptive on - time control scheme is employed to obta in a constant switching frequency and to simplify the control compensation. over - current protection is implemented without the use of an external sense resistor. the zspm4022 - 12 includes an internal soft - start function that reduces the power supply input s urge current at start - up by controlling the output voltage rise time. figure 2 . 1 functional diagram
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 17 of 37 figure 2 . 2 typical application circuit 2.2. pin configuration and description the zspm4022 - 12 is available in a 28 - pin 5mm ? 6mm qfn package . the pin - out is shown in figure 2 . 3 . the mechanical drawing of the package is in figure 4 . 1 . figure 2 . 3 pin configuration 28 - pin 5mm ? top view
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 18 of 37 table 2 . 1 pin descriptions pin name description 1 pvdd 5v internal linear regulator output. the pvdd supply is the power mosfet gate drive supply voltage, and it is created from v in by the internal ldo. when v in ? +5.5v, pvdd should be tied to the pvin pins. a 2.2f ceramic capacitor from the pvdd pin to the pgnd (pin 2) must be placed next to th e zspm4022 - 12 . 2 pgnd power ground. pgnd is the ground path for the zspm4022 - 12 buck converter power stage. the pgnd pins connect to the ground for the low - side n - channel internal mosfet gate drive supply, the source of the low - side mosfet, the negative terminals of input capacitors, and the negative terminals of output capacitors. the loop for the power ground should be as small as possible and separate from the signal ground (sgnd) loop. 3 nc no connection. 4 sw switch node output. this is the interna l connection for the high - side mosfet source and low - side mosfet drain. due to the high - speed switching on this pin, the sw pin should be routed away from sensitive nodes. 5 pgnd see pin 2. 6 pgnd see pin 2. 7 pgnd see pin 2. 8 pgnd see pin 2. 9 sw see pin 4. 10 sw see pin 4. 11 sw see pin 4. 12 sw see pin 4. 13 pvin high - side n - channel internal mosfet drain connection input. the pvin operating voltage range is from 4.5v to 19v. input capacitors between the pvin pins and the power ground (pgnd) are required, and these connections must be kept short. 14 pvin see pin 13. 15 pvin see pin 13. 16 pvin see pin 13. 17 pvin see pin 13. 18 pvin see pin 13. 19 pvin see pin 13.
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 19 of 37 pin name description 20 bst boost output. this is the bootstrapped voltage to the high - side n - channel mosfet driver. a schottky diode is connected between the pvdd pin and the bst pin. a boost capacitor of 0.1f is connected between the bst pin and the sw pin. a small resistor can be added at the bst pin in series with c bst to slow the turn - on time of the high - side n - channel mosfet . 21 pgnd see pin 2. 22 cs current sense input. the cs pin senses current by monitoring the voltage across the low - side mosfet during the off - time. the current sensing is required for short - circuit protection. in order to sense the current accurately, use a kelvin connection to connect the cs pin to the sw pin, which is internally connected to the low - side mosfet drain. the cs pin is also the high - side mosfets output driver return. 23 sgnd signal ground. sgnd must be connected directly to the ground planes. do not route the sgnd pin to the pgnd pad on the top layer (see section 5 for details). 24 fb feedback input. this is the input to the transconduc tance amplifier of the control loop. the fb pin is regulated to 0.8v. a resistor divider connecting the feedback to the output is used to adjust the desired output voltage. 25 pg power good output (open drain). the pg pin is externally tied to vdd through a 10k ? pull - up resistor . a high output is asserted when v out ? 92% of nominal. 26 en enable input. this pin allows logic - level control of the output. this pin is cmos - compatible. logic high = enable, logic low = shutdown. in the off state, the supply current of the device is g reatly reduced (typically 5a). do not allow the en pin to float either tie the pin high to enable the zspm4022 - 12 or use a 10k ? pull - up resistor to v in for logic - level control . 27 vin power supply voltage input. this pin requires a bypass capacitor to p gnd. 28 vdd 5v internal linear regulator output. the vdd supply is the power mosfet gate drive supply voltage and the supply bus for the ic. vdd is created by internal ldo from vin. when vin ? +5.5v, vdd should be tied to the pvin pins. a 2.2 f ceramic capacitor from the vdd pin to sgnd pins must be placed next to the zspm4022 - 12 . 2.3. theory of operation the zspm4022 - 12 is able to operate in either continuous mode or discontinuous mode. the operating mode is deter mined by the output of the zero - cross comparator (zc) as shown in figure 2 . 1 . 2.3.1. continuous mode in continuous mode, the output voltage is sensed by the zspm4022 - 12 feedback pin fb via the voltage divider r1 and r2, and compared to a 0.8v reference voltage v ref at the error comparator through a low gain transconductance (g m ) amplifier. if the feedback voltage decreases and the output of the g m amplifier is below 0.8v, then the error comparator will trigger the control logic and generate an on - time period.
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 20 of 37 the on - time period length is predetermined by the fixed t on estimat e circuitry: (1) where v out = the output voltage v in = the power stage input voltage at the end of the on - time period, the internal high - side driver turns off the high - side mosfet and the low - side driver turns on the low - side mosfet. the off - time period length depends upon the feedback voltage in most cases. when the feedback voltage decreases and the output of the g m amplifier is below 0.8v, the on - time period is triggered and the off - time period ends. if the off - time period determined by the feedback voltage is less than the minimum off - time t off(min) , which is approximately 300ns, then the zspm4022 - 12 control logic will apply the t off(min) instead. the t off(min) is required to maintain enough energy in the boost capacitor (c bst ) to drive the high - side mosfet. the maximum duty cycle is obtaine d from the 300ns t off(min) : (2) where for typical recommendation: do not use zspm4022 - 12 with an off - time close to t off(min) during steady - state operation. also, as v out increases, the internal ripple injection will increase and reduce the line regulation performance. therefore, the maximum output voltage of the zspm4022 - 12 should be limited to 5.5v and the maximum external ripple injection should be limited to 200mv. see section 3.1.5 for more details. the actual on - time and resulting switching frequency will vary with the part - to - part variation in the rise and fall times of the internal mosfets, the output load current, and variations in the vdd voltage. also, the minimum t on results in a lower switching frequency in applications with a high ratio for v in to v out , such as 18v to 1.0v. for comparison, t he minimum t on measured on the zspm4022 - 12 e valuation b oard is a pproximately 100ns. during load transients, the switching frequency is changed due to the varying off - time. to illustrate the control loop operation, the steady - state and load - transient scenarios are analy zed below . figure 2 . 4 shows the zspm4022 - 12 control loop timing during steady - state operation. during the steady state, the g m amplifier senses the feedback voltage ripple, which is proportional to the output voltage ripple and the inductor current ripple, to trigger the on - time period. the on - time is predetermined by the t on estimator. the termination of the off - time is controll ed by the feedback voltage. at the valley of the feedback voltage ripple, which occurs when v fb falls below v ref , the off - time period ends and the next on - time period is triggered through the control logic circuitry. 600khz v v t in out ed) on(estimat ? ? s s off(min) s max t 300ns 1 t t t d - - ? ? f 1 t sw s ? s 66 . 1 t , khz 600 f s sw m ? ?
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 21 of 37 figure 2 . 4 zspm4022 - 12 control loop timing C continuous mode figure 2 . 5 shows the operation of the zspm4022 - 12 during a load transient. the output voltage drops due to the sudden load increase, which causes the v fb to be less than v ref . this will cause the error comparator to trigger an on - time period. at the end of the on - time period, a minimum off - time t off(min) is generated to charge c bst since the feedback voltage is still below v ref . then, the next on - time period is triggered due to the low feedback voltage. therefore, the switching frequency changes during the load transient, but returns to the nominal fixed frequency once the output has stabilized at the new load current level. with the varying duty cycle and switching frequency, the output recovery time is fast and the output voltage deviation is small for the zspm4022 - 12 converter. figure 2 . 5 zspm4022 - 12 load transient response unlike true current - mode control, the zspm4022 - 12 uses the output voltage ripple to trigger an on - time period. the output voltage ripple is proportional to the inductor current ripple if the esr of the output capacitor is large enough. the zspm4022 - 12 control loop has the advantage of eliminating the nee d for slope compensation.
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 22 of 37 in order to meet the stability requirements, the zspm4022 - 12 feedback voltage ripple should be in phase with the inductor current ripple and large enough to be sensed by the g m amplifier and the error comparator. the recommended feedback voltage ripple is 20mv to 100mv. if a low - esr output capacitor is selected, then the feedback voltage ripple m ight be too small to be sensed by the g m amplifier and the error comparator. also, the output voltage ripple and the feedback voltage rip ple are not necessarily in phase with the inductor current ripple if the esr of the output capacitor is very low. in these cases, ripple injection is required to ensure proper operation. please refer to section 3.1.4 for more details about the ripple injection technique. 2.3.2. discontinuous mode in continuous mode, the inductor current is al ways greater than zero; however at light loads , the zspm4022 - 12 is able to force the inductor current to operate in discontinuous mode. discontinuous mode is where the inductor current falls to zero, as indicated by trace (i l ) shown in figure 2 . 6 . during this period, the efficiency is optimized by shutting down all the non - essential circuits and minimizing the supply current. the zspm4022 - 12 wakes up and turns on the high - side mosfet when the feedback voltage v fb drops below 0.8v. the zspm4022 - 12 has a zero crossing comparator that monitors the inductor current by sensing the voltage drop across the low - side mosfet during its on - time. if the v fb > 0.8v and the inductor current goes sli ghtly negative, then the zspm4022 - 12 automatically powers down most of the ic circuitry and goes into a low - power mode. once the zspm4022 - 12 goes into discontinuous mode, both the low - side driver ( lsd ) and high - side driver ( hsd ) are low, which turns off t he high - side and low - side mosfets. the load current is supplied by the output capacitors and v out drops. if the drop of v out causes v fb to go below v ref , then all the circuits will wake up into normal continuous mode. first, the bias currents of most circu its that had been reduced during the discontinuous mode are restored, and then a t on pulse is triggered before the drivers are turned on to avoid any possible glitches. finally, the high - side driver is turned on. figure 2 . 6 shows the control loop timing in discontinuous mode. figure 2 . 6 zspm4022 - 12 control loop timing C discontinuous mode during discontinuous mode, the zero - crossing comparator and the current - l imit comparator are turned off. the bias current of most circuits are reduced. as a result, the total power supply current during discontinuous mode is only about 450a, allowing the zspm402 2 - 12 to achieve high efficiency in light load applications.
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 23 of 37 2.3.3. vdd regulator the zspm4022 - 12 provides a 5v regulated output for input voltage vin ranging from 5.5v to 19v. when vin < 5.5v, vdd should be tied to the pvin pins to bypass the internal linear regu lator. 2.3.4. soft C start soft - start reduces the power supply input surge current at startup by controlling the output voltage rise time. the input surge appears while the output capacitor is charged up. a slower output rise time will draw a lower input surge cur rent. the zspm4022 - 12 implements an internal digital soft - start by making the 0.8v reference voltage v ref ramp from 0 to 100% in about 3ms with 9.7mv steps. therefore, the output voltage is controlled to increase slowly by a staircase v fb ramp. once the soft - start cycle ends, the related circuitry is disabled to reduce current consumption. vdd must be powered up at the same time or after vin to make the soft - start function correctly. 2.3.5. current limit the zspm4022 - 12 uses the r ds(on) of the in ternal low C side power mosfet to sense over - current conditions. this method will avoid adding the cost, board space requirements, and power losses taken by a discrete current - sense resistor. the low - side mosfet is used because it displays much lower parasit ic oscillations during switching than the high - side mosfet. in each switching cycle of the zspm4022 - 12 converter, the inductor current is sensed by monitoring the low - side mosfet in the off - time period. if the in ductor current is greater than 21 a, then th e zspm4022 - 12 turns off the high - side mosfet and a soft - start sequence is triggered. this mode of operation is called hiccup mode and its purpose is to protect the downstream load in case of a hard short. the load cur rent - limit threshold has a fold back c haracteristic related to the feedback voltage as shown in figure 2 . 7 . figure 2 . 7 zspm4022 - 12 current C limit foldback characteristic 2.3.6. power good (pg) the power good (pg) pin is an open drain output which indicates logic high when the output is nominally 92% of its steady - sta te voltage. a pull - up resistor ? 10k should be connected from pg to vdd.
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 24 of 37 2.3.7. internal mosfet gate drive r the block diagram ( figure 2 . 1 ) shows a bootstrap circuit, consisting of d1 (a schottky diode is recommended) and c bst . this circuit supplies energy to the high - side drive circuit. capacitor c bst is charged while the low - s ide mosfet is on, and the voltage on the sw pin is approximately 0v. when the high - side mosfet driver is turned on, energy from c bst is used to turn the mosfet on. as the high - side mosfet turns on, the voltage on the sw pin increases to approximately v in . diode d1 is reverse biased and c bst floats high while continuing to keep the high - side mosfet on. the bias current of the high - side driver is less than 10ma so a 0.1f to 1f is sufficient to hold the gate voltage with minimal droop for the power stroke (h igh - side switching) cycle, i.e. bst = 10ma x 1.67s/0.1f = 167mv. when the low - side mosfet is turned back on, c bst is then recharged through d1. a small resistor , r g , can be placed in series with c bst to slow the turn - on time of the high - side n - channel m osfet. the drive voltage is derived from the v dd supply voltage. the nominal low - side gate drive voltage is pvdd and the nominal high - side gate drive voltage is approximately v dd C v diode , where v diode is the voltage drop across d1. an approximate 30ns del ay between the high - side and low - side driver transitions is used to prevent current from simultaneously flowing unimpeded through both mosfets.
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 25 of 37 3 application information 3.1. external component selection 3.1.1. inductor selection values for inductance, peak, and rms currents are required in order to select the output inductor. the input and output voltages and the inductance value determine the peak - to - peak inductor ripple current. generally, higher inductance values are used with higher input voltages. larger peak - to - peak ripple currents will increase the power dissipation in the inductor and mosfets. larger output ripple currents will also require more output capacitance to smooth out the larger ripple current. smaller peak - to - pea k ripple currents require a larger inductance value and therefore a larger and more expensive inductor. a good compromise between size, loss , and cost is to set the inductor ripple current to be equal to 20% of the maximum output current. the inductance va lue is calculated by equation (3) . (3) where f sw = switching frequency, 600khz (nominal) 20% = ratio of ac ripple current to dc output current v in(max) = maximum power stage input voltage the peak - to - peak inductor current ripple is (4) the peak inductor current is equal to the average output current plus one - half of the peak - to - peak inductor current ripple. i l(pk) = i out(max) + 0.5 i l(pp) (5) the rms inductor current is used to calculate the i 2 r losses in the inductor. (6) out(max) sw in(max) out in(max) out i 20% f v ) v (v v l ? ? ? ? ? ? l f v ) v (v v i sw in(max) out in(max) out l(pp) ? ? ? ? ? ? ? 12 i i i 2 l(pp) 2 out(max) l(rms) ? ?
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 26 of 37 maximizing efficiency requires the proper selection of core material and minimizing the winding resistance. the high frequency operation of the zspm4022 - 12 requires the use of ferrite materials for all but the most cost - sensitive applications. lower cost i ron powder cores can be used but the increase in core loss will reduce the efficiency of the power supply. this is especially noticeable at low output power. the winding resistance decreases efficiency at the higher output current levels. the winding resis tance must be minimized although this usually comes at the expense of a larger inductor. the power dissipated in the inductor is equal to the sum of the core and copper losses. at higher output loads, the core losses are usually insignificant and can be ig nored. at lower output currents, the core losses can be a significant contributor. core loss information is usually available from the magnetics vendor. copper loss in the inductor is calculated by e quation (7) : p inductor(cu) = i l(rms) 2 r winding (7) the resistance of the copper wire, r winding , increases with the temperature. the value of the winding resistance used should be at the operating temperature. r winding(ht) = r winding(20c) (1 + 0.0042 (t h C t 20c )) (8) where t h = temperature of wire under full load t 20c = ambient temperature r winding(20c) = room temperature winding resistance (usually specified by the manufacturer) 3.1.2. output capacitor selection the type of the output capacitor is usually determined by its equivalent series resistance (esr). its v oltage and rms current capability are two other important factors for selecting the output capacitor. recommended capacitor types ar e ceramic, low C esr aluminum electrolytic, os C con , and poscap. the output capacitors esr is usually the main cause of the output ripple. the output capacitor esr also affects the control loop from a stability point of view. the maximum value of esr is cal culated with equation (9) : (9) where out(pp) = peak - to - peak output voltage ripple i l(pp) = peak - t o - peak inductor current ripple the total output ripple is a combination of the esr and output capacitance. the total ripple is calculated in e quation (10) : (10) l(pp) out(pp) c i v esr out ? ? ? 2 c l(pp) 2 sw out l(pp) out(pp) out esr i 8 f c i v ? ? ? ? ? ? ? ? ? ? ? ? ?
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 27 of 37 where c out = o utput capacitance value f sw = s witching frequency as described in section 2.3 , the zspm4022 - 12 requires at least 20mv peak - to - peak ripple at the fb pin to make the g m amplifier and the error comparator function properly. also, the output voltage ripple should be in pha se with the inductor current. therefore, the output voltage ripple caused by the output capacitors value should be much smaller than the ripple caused by the output capacitor esr. if low - esr capacitors, such as ceramic capacitors, are selected as the outpu t capacitors, a ripple injection method should be applied to provide the enough feedback voltage ripple. see section 3.1.4 for more details. the vol tage rating of the capacitor should be twice the output voltage for a tantalum capacitor and 20% greater for aluminum electrolytic or os - con capacitors . the output capacitor rms current is calculated by e quation (11) : (11) the power dissipated in the output capacitor is (12) 3.1.3. input capacitor selection the input capacitor for the power stage input v in should be selected for ripple current rating and voltage rating. tantalum input capacitors m ight fail when su bjected to high inrush currents caused by turning the input supply on. a tantalum input capacitors voltage rating should be at least two times th e maximum input voltage to maximize reliability. aluminum electrolytic, os - con, and multilayer polymer - film capacitors can handle the higher inrush currents without voltage de - rating. the input voltage ripple will primarily depend on the input capacitors esr. the peak input current is equal to the peak inductor current ; therefore in = i l(pk) c esr (13) the input capacitor must be rated for the input current ripple. the rms value of input capacitor current is determined at the maximum output current. assuming the peak - to - peak inductor current ripple is low , then (14) where d = duty cycle the power dissi pated in the input capacitor is p diss(cin) = i cin(rms) 2 esr cin (15) 12 i i l(pp) (rms) c out ? out out out c 2 (rms) c ) diss(c esr i p ? ? d) (1 d ) i i out(max cin(rms) ? ? ? ?
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 28 of 37 3.1.4. ripple injection the v fb ripple requi red for proper operation of the g m amplifier and error comparator is 20mv to 100mv. however, the output voltage ripple is generally designed as 1% to 2% of the output voltage. for a low output voltage, such as a 1v, the output voltage ripple is only 10mv to 20mv, and the feedback voltage ripple is less than 20mv. if the feedback voltage ripple is so small that the g m amplifier and error comparator ca nnot sense it, then the zspm4022 - 12 will lose control and the output voltage is not regulated. in order to have some amount of v fb ripple, a ripple injection method is applied for low output voltage ripple applications. (also see section 3.1.5 regarding internal ripple injection.) a pplications are divided into three conditions according to the amount of the feedback voltage ripple: 1. when there is e nough ripple at the feedback voltage due to a large esr for the output capacitors , the converter will be stable without any ripple injection. in this case, use the circuit shown in figure 3 . 1 . in this circuit , the esr of the output capacitor is shown as a series resistance. the feedback voltage ripple is (16) where i l(pp) = the peak - to - peak value of the inductor current ripple 2. when there is i nadequate ripple at the feedback voltage due to the small esr of the output capacitors , use the circuit shown in figure 3 . 2 . the output voltage ripple is fed into the fb pin through a feed - forward capacitor c ff . i n this circuit , t he typical c ff value is between 1nf and 22nf. with the feed - forward capacitor, the feedback voltage ripple is very close to the output voltage ripple: (17) 3. when there is v irtually no ripple at the fb pin voltage due to the very - low esr of the output capacitors , use the circuit shown in figure 3 . 3 . in this situation, the output voltage ripple is less than 20mv ; t herefore additional ripple must be injected into the fb pin from the switching node sw via a resistor r inj and a capacitor c i nj . the injected ripple is (18) (19) where v in = p ower stage input voltage d = d uty cycle f sw = s witching frequency inj ) c ff where // indicates components are in parallel ; therefore use the equivalent resistance (pp) l c 2 1 2 fb(pp) i esr r r r v out ? ? ? ? (pp) l fb(pp) i esr v ? ? ? ? ? ? ? ? sw div in fb(pp) f 1 d) - (1 d k v v r1//r2 r r1//r2 k inj div ? ?
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 29 of 37 figure 3 . 1 feedback circuit if sufficient ripple is present at fb for stable operation figure 3 . 2 ripple injection circuit for supplementing inadequate ripple at fb to prevent unstable operation figure 3 . 3 ripple injection circuit for prevent ing unstable operation if no ripple is present at fb in equations 18 and 19 , it is assumed that the time constant associated with c ff must be much greater than the switching period t sw : (20) if the voltage divider resistors r1 and r2 are in the k range, a c ff of 1nf to 22nf can easily satisfy the large time constant requirements. also, a 100nf injection capacitor c inj is used in order to be considered as short for a wide range of the frequencies. s w r 1 c o u t r 2 e s r f b l 1 z s p m 4 0 2 2 s w r 1 c o u t r 2 e s r f b l 1 z s p m 4 0 2 2 c f f s w r 1 c o u t r 2 e s r f b l 1 z s p m 4 0 2 2 c f f r i n j c i n j 1 t f 1 sw sw ?? ? ? ? ?
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 30 of 37 the process of sizing the ripple inj ec tion resistor and capacitors in figure 3 . 3 requires three steps: step 1 select c ff to feed all output ripples into the feedback pin and ensure that the large time constant assumption is satisfied. a t ypical choice for c ff is 1nf to 22nf if r1 and r2 are in the k range. step 2 select r inj according to the expected feedback voltage ripple using e quation (2 1) : (21) then the value of r inj is obtained as (22) step 3 select c inj as 100nf, which could be considered as a short for a wide range of the frequencies. 3.1.5. setting the output voltage the zspm4022 - 12 requires two resistors to set the output voltage as shown in figure 3 . 4 . figure 3 . 4 voltage divider configuration the output voltage is determined by e quation (23) : (23) where v fb = 0.8v d) (1 d f v v k sw in fb(pp) div ? ? ? ? ? 1) k 1 ( (r1//r2) r div inj ? ? ? ? ? ? ? ? ? ? ? ? r2 r1 1 v v fb o
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 31 of 37 a typical value of r1 can be between 3k and 10k. if r1 is too large, it may allow noise to be introduced into the voltage feedback loop. if r1 is too small, it will decrease the efficiency of the power supply, especially at light loads. once r1 is selected, r2 can be calculated using equation (24) : (24) in addition to the external ripple injection added at the fb pin, internal ripple injection is added at the inverting input of the comparator inside the zspm4022 - 12 , as shown in figure 3 . 5 . the inverting input voltage v inj is clamped to 1.2v. as v out is increased, the swing of v inj will be clamped. the clamped v inj reduces the line regulation because it is reflected as a dc error on the fb terminal. therefore, the maximum output voltage of the zspm4022 - 12 should be limited to 5.5v to avoid this problem. figure 3 . 5 inte rnal ripple injection fb out fb v v r1 v r2 ? ? ?
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 32 of 37 3.2. thermal measurements measuring the zspm4022 - 12 s case temperature is recommended to e nsure it is within its operating limits. although this might seem like a very elementary task, it is easy to get erroneous results. the most commo n mistake is to use the standard thermal couple that comes with a thermal meter. this thermal couple wire gauge is large, typically 22 gauge, and behaves like a heat sink, resulting in a lower case measurement. t he t wo methods of temperature measurement ar e using a smaller thermal couple wire or using an infrared thermometer. if a thermal couple wire is used, it must be constructed of 36 gauge wire or higher (smaller wire size) to minimize the wire heat - sinking effect. in addition, the thermal couple tip mu st be covered in either thermal grease or thermal glue to make sure that the thermal couple junction is making good contact with the case of the zspm4022 - 12 . omega ? * brand thermal couple (5sc - tt - k - 36 - 36) is adequate for most applications. wherever possible, an infrared thermometer is recommended. the measurement spot size of most infrared thermometers is too large for an accurate reading on small form factor ics. however, an ir thermometer from optris ? ? a , is also of importance in the calculation of power d issipation using the equation in note 1 of section 1.2 . t a should be measured 1 inch away from the package on the printed circuit board . this can be measured using a thermocouple or an infrared thermometer. * omega? is a trademark of omega engineering, inc. ? optris gmbh.
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 3 3 of 37 4 mechanical specifications 4.1. package dimensions all dimensions are in m illimeters. figure 4 . 1 package drawing 28 - pin 5mm ? notes: 1. maximum package warpage is 0.05mm . 2. maximum allowable burr is 0.076mm in all directions. 3. pin 1 is on top and will be laser marked.
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 34 of 37 4.2. recommended land pattern red circles in the land pattern represent thermal vias and must be connected to gnd plane for maximum thermal performance. green rectangle (with shaded area) indicates s older s tencil o pening on exposed pad area. blue and magenta colored pads indicate different potential s . do not connect to gnd plane. thermal vi a via size/pitch solder stencil opening/ pitch red circle/black pad x 0.300 ? 0.35mm/0.80mm 1.55 ? 1.20mm/1.75mm blue circle/black pad x 0.300 ? 0.35mm/0.80mm 0.80 ? 1.11mm/1.31mm magenta circle/black pad x 0.300 ? 0.35mm/0.80mm 0.50 ? 1.11mm/1.31mm 5 pcb layout guidelines important warning: to minimize emi and output noise, follow these layout recommendations. pcb l ayout is critical to achieve reliable, stable , and efficient performance. a ground plane is required to control emi and minimize the inductance in power, signal and return paths. the following guidelines should be followed to e nsure proper operation of the zspm4022 - 12 regulator. 5.1. zspm4022 - 12 ? place the zspm4022 - 12 close to the point - of - load (pol). ? use wide traces to route the input and output power lines. ? keep signal and power grounds separate and connected at only one location.
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 35 of 37 ? a 2.2f ceramic capacitor that is connected to the pvdd pin must be located immediately next to the zspm4022 - 12 . the pvdd pin is very noise sensitive and placement of the capacitor is very critical. use wide traces to connect to the pvdd and pgnd pins. ? a 1f ceramic capacitor must be placed immediately between vdd and the signal ground sgnd. the sgnd must be connected directly to the ground planes. do not route the sgnd pin to the pgnd pad on the top layer. 5.2. input capacitor ? place the input capacitors on the same side of the board and as close to the zspm4022 - 12 as possible. ? keep bo th the pvin pin and pgnd connections short. ? place several vias to the ground plane close to the input capacitor ground terminal. ? use either x7r or x5r dielectric input capacitors. do not use y5v or z5u type capacitors. ? do not substitute any other type of capacitor for the ceramic input capacitor. any type of capacitor can be placed in parallel with the input capacitor. ? if a t antalum input capacitor is placed in parallel with the input capacitor, it must be recommended for switching regulator applications and the operating voltage must be de - rated by 50%. ? in hot - plug applications, a t antalum or e lectrolytic bypass capacitor must be used to limit the over - voltage spike seen on the input supply if power is suddenly applied. 5.3. inductor ? keep the connection sho rt between the inductor and the switch node (sw). ? do not route any digital lines underneath or close to the inductor. ? keep the switch node (sw) away from the feedback (fb) pin. ? connect t he cs pin directly to the sw pin to accurate ly sense the voltage acro ss the low - side mosfet. ? to minimize noise, place a ground plane underneath the inductor. ? the inductor can be placed on the opposite side of the board with respect to the zspm4022 - 12 . it does not matter whether the ic or inductor is on the top or bottom as long as there is enough airflow to keep the power components within their temperature limits. the input and output capacitors must be placed on the same side of the board as the ic. 5.4. output capacitor ? use a wide trace to connect the output capacitor ground t erminal to the input capacitor ground terminal. ? the p hase margin will change as the output capacitor value and esr changes. the feedback trace should be separate from the power trace and connected as close as possible to the output capacitor. sensing a lon g high current load trace can degrade the dc load regulation. 5.5. optional rc snubber place the rc snubber on either side of the board and as close to the sw pin as possible. the intention is to damp parasitic lc resonators that are responsible for the ringing in the waveform of the signal at the sw pin. this provides damping by putting a resistor in parallel to the oscillating circuit.
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 36 of 37 6 ordering information product sales code description package zspm4022aa1w12 zspm4022 - 12 qfn28 5mmx6mm temperature range: C 40 ? c to +125 ? c 7 reel with 1000 ics zspm4022 - 12 - kit evaluation kit for zspm4022 - 12, including zspm4022 - 12 evaluation board. kit visit zmdis website www.zmdi.com or contact your nearest sales office for the latest version of these documents. 7 related documents note: x . y refers to the current revision of the document. document file name zspm4022 - 0 6 data sheet zspm4022 - 0 6 _data_sheet - vx.y.pdf zspm4022 - 09 data sheet zspm4022 - 09 _data_sheet - vx.y.pdf zspm4023 - 06 data sheet zspm4023 - 06_data_sheet - vx.y.pdf zspm4023 - 09 data sheet zspm4023 - 09_data_sheet - vx.y.pdf zspm4023 - 12 data sheet zspm4023 - 12_data_sheet - vx.y.pdf zspm402 2/4023 - kit evaluation kit manual zspm 4022/4023 - kit_manual.pdf visit zmdis website www.zmdi.com or contact your nearest sales office for the latest version of these documents. 8 glossary term description hsd high - side driver ldo low - dropout regulator lsd low - side driver uvlo under - voltage lockout zc zero - crossing
zspm4022 - 12 12v/12 a synchronous dc/dc buck regulator data sheet september 17, 2013 ? 2013 zentrum mikroelektronik dresden ag rev. 1.00 all rights reserved. the material contained herein may not be reproduced, adapted, merged, translated, stored, or used withou t the prior written consent of the copyright owner. the information furnished in this publication is subject to changes without notice. 37 of 37 9 document revision history revision date description 1.0 0 september 1 7 , 2013 first release of document. sales and further information www.zmdi.com analog@zmdi.com zentrum mikroelektronik dresden ag global headquarters grenzstrasse 28 01109 dresden, germany central office: phone +49.351.8822.0 fax +49.351.8822.600 zmd america, inc. 1525 mccarthy blvd., #212 milpitas, ca 95035 - 7453 usa usa phone +855.275.9634 zentrum mikroelektronik dresden ag, japan office 2nd floor, shinbashi tokyu bldg. 4 - 21 - 3, shinbashi, minato - ku tokyo, 105 - 0004 japan zmd far east, ltd. 3f, no. 51, sec. 2, keelung road 11052 taipei taiwa n zentrum mikroelektronik dresden ag, korea office u - space 1 building 11th floor, unit ja - 1102 670 sampyeong - dong bundang - gu, seongnam - si gyeonggi - do, 463 - 400 korea phone +82.31.950.7679 fax +82.504.841.3026 phone +408.883.6310 fax +408.883.6358 phone +81.3.6895.7410 fax +81.3.6895.7301 phone +886.2.2377.8189 fax +886.2.2377.8199 european technical support phone +49.351.8822.7.772 fax +49.351.8822.87.772 disclaimer : this information applies to a product under development. its characteristics and specifications are subject to change without notice. zentrum mikroelek tronik dresden ag (zmd ag) assumes no obligation regarding future manufacture unless otherwise agreed to in writing. the information furnished hereby is believed to be true and accurate . however, under no circumstances shall zmd ag be liable to any customer, licensee, or any other third party for any special, indirect, incidental, or consequential damages of any kind or nature what soever arising out of or in any way related to the furnis hing, performance, or use of this technical data. zmd ag hereby expressly disclaims any liability of zmd ag to any customer, licensee or any other third party, and any such customer, licensee and any other third party hereby waives any liab ility of zmd ag for any damages in connection with or arising out of the furnishing, performance or use of this technical data, whether based on contract, warranty, tort (including negligence), strict liability, or otherwise. european sales (stuttgart) phone +49.711.674517.55 fax +49.711.674517.87955
mouser electronics authorized distributor click to view pricing, inventory, delivery & lifecycle information: zmdi: ? ZSPM4022-12 kit

▲Up To Search▲

Price & Availability of ZSPM4022-12

	To Download ZSPM4022-12 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .